Skip to content

Actions: CodeLinaro/executorch

Actions

Test RISC-V Backend

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
riscv64.yml
99 workflow runs
99 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Test RISC-V Backend Test RISC-V Backend #99: Scheduled
Queued main
main
Queued
Test RISC-V Backend Test RISC-V Backend #98: Scheduled
1d 0h 0m 4s main
main
1d 0h 0m 4s
Test RISC-V Backend Test RISC-V Backend #97: Scheduled
23h 17m 30s main
main
23h 17m 30s
Sym ite prim op (#20681) Test RISC-V Backend #96: Commit 8965e51 pushed by chenweng-quic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Arm backend: Avoid tensor copy warning in quant config (#20687) Test RISC-V Backend #95: Commit 5bce981 pushed by qti-horodnic
1d 0h 0m 4s main
main
1d 0h 0m 4s
Test RISC-V Backend Test RISC-V Backend #94: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Add sym_int prim op for symbolic integer casting (#20679) Test RISC-V Backend #93: Commit 71a80d7 pushed by shewu-quic
1d 0h 0m 2s main
main
1d 0h 0m 2s
Test RISC-V Backend Test RISC-V Backend #92: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Test RISC-V Backend Test RISC-V Backend #91: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
NXP backend: Enable Neg with new Neutron flow (#20451) Test RISC-V Backend #90: Commit 2af5638 pushed by qti-horodnic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #89: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #88: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Test RISC-V Backend Test RISC-V Backend #87: Scheduled
1d 0h 0m 4s main
main
1d 0h 0m 4s
Test RISC-V Backend Test RISC-V Backend #86: Scheduled
23h 16m 27s main
main
23h 16m 27s
Arm backend: Bump vela to 5.1.0 (#20181) Test RISC-V Backend #85: Commit 23e9bec pushed by shewu-quic
1d 0h 0m 2s main
main
1d 0h 0m 2s
Test RISC-V Backend Test RISC-V Backend #84: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Update tokenizers submodule to the linear-time HF encode path (#20472) Test RISC-V Backend #83: Commit 46c784f pushed by qti-horodnic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #82: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Fix webgpu_native_test build after InputData input migration (#20439) Test RISC-V Backend #81: Commit 1b726b2 pushed by qti-horodnic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #80: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Qualcomm AI Engine Direct - [LLM Quantization] Support dataloader-bas… Test RISC-V Backend #79: Commit 60b1351 pushed by qti-horodnic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #78: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Qualcomm AI Engine Direct - tensor dumping at lpai backend (#20369) Test RISC-V Backend #77: Commit 05b977d pushed by chenweng-quic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #76: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Test RISC-V Backend Test RISC-V Backend #75: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s